


INFORMATION DISCLOSURE STATEMENT BY APPLICANTS

PTO-1449

FFB 2 9 2008



Attorney Docket No.

2885/76

Serial No.

10/757,900

Applicant(s)

Vorbach et al.

Filing Date

January 14, 2004

Group Art Unit

2117

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
/CB/	RE34,444	November 1993	Kaplinsky			
/CB/	4,233,667	November 11, 1980	Devine et al.			
/CB/	4,414,547	November 1983	Knapp et al.			
/CB/	4,489,857	February 6, 1986	Agrawal et al.			
/CB/	4,590,583	May 20, 1986	Miller			
/CB/	4,720,778	January, 1998	Hansen et al.			
/CB/	4,882,687	November 1989	Gordon			
/CB/	4,918,440	April 17, 1990	Furtek et al.			
/CB/	5,193,202	March 9, 1993	Jackson et al.			
/CB/	5,218,302	June 8, 1993	Loewe et al.			
/CB/	5,276,836	January 4, 1994	Fukumaru et al.			
/CB/	5,311,079	May 10, 1994	Drilow et al.			
/CB/	5,392,437	February 21, 1995	Matter et al.			
/CB/	5,469,003	November 1995	Kean			
/CB/	5,581,731	December 3, 1996	King et al.			
/CB/	5,737,516	April 1998	Circello et al.			
/CB/	5,748,979	May 1998	Trimberger			
/CB/	5,752,035	May 1998	Trimberger			
/CB/	5,754,820	May 19, 1998	Yamagami			
/CB/	5,821,744	October 1998	Veytsman et al.			
/CB/	5,841,973	November 1998	Cooke et al.			
/CB/	5,862,403	January 1999	Kanai et al.			
/CB/	5,892,962	April 6, 1999	Cloutier			
/CB/	5,926,638	July 1999	Inoue, Masaharu			
/CB/	5,960,193	September 28, 1999	Gutttag et al.			
/CB/	5,960,200	September 1999	Eager et al.			
/CB/	5,978,583	November 1999	Ekanadham et al.			
/CB/	5,996,083	November 30, 1999	Gupta et al.			
/CB/	5,999,990	December 1999	Sharrit et al.			
/CB/	6,003,143	December 1999	Kim et al.			
/CB/	6,026,481	February 2000	New et al.			
/CB/	6,077,315	June 2000	Greenbaum et al.			
/CB/	6,105,106	August 2000	Manning			
/CB/	6,134,166	October 17, 2000	Lytle et al.			
/CB/	6,170,051	January 2001	Dowling, Eric M.			
/CB/	6,185,256	February 2001	Saito et al.			
/CB/	6,188,240	February 2001	Nakaya			
/CB/	6,198,304	March 2001	Sasaki			

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANTS
PTO-1449**

Attorney Docket No.
2885/76

Serial No.
10/757,900

Applicant(s)
Vorbach et al.

Filing Date
January 14, 2004

Group Art Unit
2117

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
/CB/	6,211,697	April 2001	Lien et al.			
/CB/	6,212,650	April 2001	Guccione, Steven A.			
/CB/	6,216,223	April 2001	Revilla et al.			
/CB/	6,256,724	July 2001	Hoccar et al.			
/CB/	6,282,701	August 2001	Wygodny et al.			
/CB/	6,285,624	September 2001	Chen			
/CB/	6,286,134	September 2001	Click, Jr. et al.			
/CB/	6,301,706	October 2001	Maslennikov et al.			
/CB/	6,398,383	June 2002	Huang, Yu-Hwei			
/CB/	6,400,601	June 2002	Sudo et al.			
/CB/	6,404,224	June 11, 2002	Azegami et al.			
/CB/	6,421,809	July 2002	Wuytack et al.			
/CB/	6,425,054	July 23, 2002	Nguyen			
/CB/	6,434,695	August 2002	Esfahani et al.			
/CB/	6,434,699	August 13, 2002	Jones et al.			
/CB/	6,435,054	October 10, 2000	Nguyen			
/CB/	6,437,441	August 2002	Yamamoto			
/CB/	6,476,634	November 2002	Bilski			
/CB/	6,490,695	December 2002	Zagorski et al.			
/CB/	6,504,398	April 2004	Vorbach			
/CB/	6,516,382	February 2003	Manning			
/CB/	6,518,787	February 2003	Allegretti et al.			
/CB/	6,525,678	February 2003	Veenstra et al.			
/CB/	6,542,844	April 2003	Hanna			
/CB/	6,571,381	May 27, 2003	Vorbach et al.			
/CB/	6,708,325	March 2004	Cooke et al.			
/CB/	6,721,830	April 2004	Vorbach et al.			
/CB/	6,757,847	June 2004	Farkash et al.			
/CB/	6,757,892	June 2004	Gokhale et al.			
/CB/	6,782,445	August 2004	Oligati et al.			
/CB/	6,785,826	August 31, 2004	Durham et al.			
/CB/	6,803,787	October 2004	Wicker, Jr.			
/CB/	6,871,341	March 2005	Shyr			
/CB/	6,886,092	April 2005	Douglass et al.			
/CB/	6,901,502	May 2005	Yano et al.			
/CB/	6,961,924	November 2005	Bates et al.			

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449

Attorney Docket No.
2885/76

Serial No
10/757,900

Applicant(s)
Vorbach et al.

Filing Date
January 14, 2004

Group Art Unit
2117

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
/CB/	6,928,523	August 2005	Yamada, Akira			
/CB/	7,010,687	March 2006	Vorbach et al.			
/CB/	7,237,087	June 26, 2007	Vorbach et al.			
/CB/	7,254,649	August 2007	Subramanian et al.			
/CB/	2001/0032305	October 2001	Barry			
/CB/	2002/0103839	August 2002	Ozawa			
/CB/	2002/083308	June 27, 2002	Pereira et al.			
/CB/	2002/0138716	September 26, 2002	Paul et al.			
/CB/	2003/0001615	January 2003	Sucyoshi et al.			
/CB/	2003/0014743	January 16, 2003	Cooke et al.			
/CB/	2003/0086300	May 2003	Noyes et al.			
/CB/	2003/0192032	October 2003	Andrade et al.			
/CB/	2004/0199688	October 2004	Vorbach et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
/CB/	0 398 552	November 22, 1009	EPO				
/CB/	0 428 327	May 22, 1991	EPO				
/CB/	0 696 001	December 5, 2001	EPO				
/CB/	0 746 106	December 4, 1996	EPO				
/CB/	2 752 466	February 20, 1998	France			English equivalent: USP 6,423,054 cited above	
/CB/	42 21 278	January 5, 1994	Germany				
/CB/	WO92/01987	February 6, 1992	PCT				
/CB/	11-307725	November 5, 1999	Japan			Abstract & Partial Translation	
/CB/	2000-181566	June 30, 2000	Japan			Computer Translation	
/CB/	9-27745	January 28, 1997	Japan			Abstract	
/CB/	05-509184	December 16, 1993	Japan			English Equivalent = USP 5,193,202 cited above	

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449

Attorney Docket No.
2885/76

Serial No.
10/757,900

Applicant(s)
Vorbach et al.

Filing Date
January 14, 2004

Group Art Unit
2117

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
/CB/	Abnous, A., et al., "The Pleiades Architecture," Chapter 1 of <i>The Application of Programmable DSPs in Mobile Communications</i> , A. Gatherer and A. Auslander, Ed., Wiley, 2002, pp. 1-33.
/CB/	Athanas et al., "Processor Reconfiguration Through Instruction-Set Metamorphosis," 1993, IEEE Computers, pp. 11-18.
/CB/	Bratt, A., "Motorola field programmable analogue arrays, present hardware and future trends," Motorola Programmable Technology Centre, Gadbrook Business Centre, Northwich, Cheshire, 1998, The Institute of Electrical Engineers, IEE, Savoy Place, London, pp. 1-5.
/CB/	Cardoso, Joao M.P. and Markus Weinhardt, "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture," Field-Programmable Logic and Applications. Reconfigurable Computing is Going Mainstream, 12 th International Conference FPL 2002, Proceedings (Lecture Notes in Computer Science, Vol. 2438) Springer-Verlag Berlin, Germany, 2002, pp. 864-874.
/CB/	Chen et al., "A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths," IEEE Journal of Solid-State Circuits, Vol. 27, No. 12, December 1992, pp.1895-1904.
/CB/	DeHon, A., "DPGA Utilization and Application," MIT Artificial Intelligence Laboratory, Proceedings of the Fourth International ACM Symposium on Field-Programmable Gate Arrays (FPGA '96), IEEE Computer Society, pp. 1-7.
/CB/	Franklin, Manoj et al., "A Fill-Unit Approach to Multiple Instruction Issue," Proceedings of the Annual International Symposium on Microarchitecture, November 1994, pp. 162-171.
/CB/	Hartenstein, R., "Coarse grain reconfigurable architectures," Design Automation Conference, 2001, Proceedings of the ASP-DAC 2001 Asia and South Pacific, January 30- February 2, 2001, IEEE 30 January 2001, pp. 564-569.
/CB/	Hastie et al., "The implementation of hardware subroutines on field programmable gate arrays," Custom Integrated Circuits Conference, 1990, Proceedings of the IEEE 1990, May 16, 1990, pp. 31.3.1 - 31.4.3 (3 pages).
/CB/	Hwang, K., "Advanced Computer Architecture - Parallelism, Scalability, Programmability," 1993, McGraw-Hill, Inc., pp. 348-355.
/CB/	IBM Technical Disclosure Bulletin, IBM Corp., New York, XP000424878, Bd. 36, Nr. 11, 1 November 1993, pp. 335-336.
/CB/	Kastrup, B., "Automatic Hardware Synthesis for a Hybrid Reconfigurable CPU Featuring Philips CPLDs," Proceedings of the PACT Workshop on Reconfigurable Computing, 1998, pp. 5-10.
/CB/	Koch, A., et al., "Practical Experiences with the SPARXIL Co-Processor," 1998, IEEE, pages 394-398.
/CB/	Koren et al., "A data-driven VLSI array for arbitrary algorithms," IEEE Computer Society, Long Beach, CA Vol. 21, No. 10, 1 October 1988, pp. 30-34.
/CB/	Lee et al., "A new distribution network based on controlled switching elements and its applications," IEEE/ACT Trans. of Networking, Vol. 3, No. 1, pp. 70-81, February 1995.
/CB/	Lee, Jong-eun et al., "Reconfigurable ALU Array Architecture with Conditional Execution," International Soc. Design Conference (ISOOC) [online] October 25, 2004, Seoul, Korea, 5 pages.
/CB/	Ling, X., "WASML: An MPLD with Data-Driven Control on a Virtual Hardware," Journal of Supercomputing, Kluwer Academic Publishers, Dordrecht, Netherlands, 1995, pp. 253-276.
/CB/	Ling et al., "WASML: A Multifunction Programmable Logic Device (MPLD) with Data Driven Control," The Transactions of the Institute of Electronics, Information and Communication Engineers, 25 April 1994, Vol. J77-D-1, Nr. 4, pp. 309-317. [This reference is in Chinese, but should be comparable in content to the Ling et al. reference above]
/CB/	Ozawa, Motokazu et al., "A Cascade ALU Architecture for Asynchronous Super-Scalar Processors," IEICE Transactions on Electronics, Electronics Society, Tokyo, Japan, Vol. E84-C, No. 2, February 2001, pp. 229-237.
/CB/	Razdan et al., "A High-Performance Microarchitecture with Hardware-Programmable Functional Units, Micro-27, Proceedings of the 27 th Annual International Symposium on Microarchitecture, IEEE Computer Society and Association for Computing Machinery, November 30- December 2, 1994, pp. 172-180.
/CB/	Siemers et al., "The >S<-puter: A Novel Microarchitecture Mode for Execution inside Superscalar and VLIW Processors Using Reconfigurable Hardware," Australian Computer Science Communications, Volume 20, No. 4, Computer Architecture, Proceedings of the 3 rd Australian Computer Architecture Conference, Perth, John Morris, Ed., February 2-3, 1998, pp. 169-178.
/CB/	Skokan, Z.E., "Programmable logic machine (A programmable ccll array)," IEEE Journal of Solid-State Circuits, Vol. 18, Issue 5, October 1983, pp. 572-578.
/CB/	Sueyoshi, T., "Present Status and Problems of the Reconfigurable Computing Systems Toward the Computer Evolution," Department of Artificial Intelligence, Kyushu Institute of Technology, Fukuoka, Japan; Institute of Electronics, Information and Communication Engineers, Vol. 96, No. 426, IEICE Technical Report (1996), pp. 111-119 [English Abstract Only]
/CB/	Weinhardt, M., "Compilation Methods for Structure-programmable Computers," dissertation, ISBN 3-89722-011-3, 1997. [TABLE OF CONTENTS AND ENGLISH ABSTRACT PROVIDED]

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/76	Serial No. 10/757,900
	Applicant(s) Vorbach et al.	
	Filing Date January 14, 2004	Group Art Unit 2117

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
/CB/	XILINX, "Spartan and SpartanXL Families Field Programmable Gate Arrays," January 1999, Xilinx, pp. 4-3 through 4-70.
/CB/	Yeung, A. et al., "A data-driven architecture for rapid prototyping of high throughput DSP algorithms," Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, USA, <i>Proceedings VLSI Signal Processing Workshop, IEEE Press</i> , pp. 225-234, Napa, October 1992.
/CB/	Yeung, A. et al., "A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms," Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, USA, pp. 169-178, <i>IEEE</i> 1993.

EXAMINER	/Cynthia Britt/	DATE CONSIDERED	05/25/2008
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			